Abstract-In this paper, according to the Taylor's series expansion, two pseudo-exponential circuits were realized. The proposed circuits provide a simple method to synthesize pseudo-exponential circuits. Both of the circuits were composed of MOS transistors operating in saturation. One of the pseudo-exponential function circuits is voltage-mode and was tested using discrete components. The other one is current-mode, which is verified with the 0.8 m CMOS process by Hspice simulations. The results confirm the feasibility of the proposed circuits.
a factor-of-three sampling rate reduction has been presented to illustrate the design process. Comparison with another structure recently reported in the literature has shown that the proposed decimator presents considerably lower sensitivity in the passband with respect to capacitance ratio errors, uses less capacitance area, and has lower capacitance spread, at the cost of a larger number of active elements. Experimental results obtained in laboratory with a prototype decimator have also been shown.
I. INTRODUCTION
Exponential function plays an important role in telecommunication applications, medical equipment, hearing aids, disk drives, etc. [1] - [5] . Traditionally, it is implemented by using bipolar transistors due to the exponential-law characteristics. In CMOS technologies, lateral bipolar transistors and MOS transistors in weak inversion could be choices; however, the frequency response and the input dynamic range are poor. Thus, several pseudo-exponential functions [1] - [4] are presented.
Based on the approximated Taylor's series, a new synthesis methodology is presented. According to the proposed methodology, a voltage-mode pseudo-exponential circuit and a current-mode one are presented.
II. DESIGN PRINCIPLE
A pseudo-exponential function can be expressed as follows:
where the errors would be less than 5% when jxj < 0:32 and n = 1.
Another pseudo-exponential function is based on Taylor's series. It can be expressed as 
If jxj 1, (2) can be approximated as
The calculated results show that when 00:575 x 0:815, the errors of (3) will be less than 5%. Fig. 1 shows the comparisons between these two pseudo-exponential functions of e nx for the exponential factor, n, to be 2, 4, and 6, respectively. It is obvious that a larger exponential factor will have wider output dynamic range. Equation (3) can be rewritten as follows:
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where a and b are constants and j(a=b)xj is less than 1. Intuitively, (5) is suitable for implementation by using MOS transistors in strong inversion due to the square-law characteristics. Moreover, the input operation range can be adjusted by the factor j(a=b)j. Because of j(a=b)xj < 1, the output dynamic range is still less than 15 dB. Fortunately, one can cascade e x with squarers to produce function, e 2 x , where n is the numbers of the squarers and the dynamic range would be roughly 2 n times.
III. CIRCUIT IMPLEMENTATION
Based on (5), two pseudo-exponential circuits are presented as follows.
A. Voltage-Mode
MOSFETs in strong inversion have the characteristic function as
where 
The output current, Io, of To consider the mobility reduction effect [8] of transistors, the simplified I-V characteristics of an nMOS can be modeled as where is the mobility degradation parameter. Substituting (8) into (7), the output current deviation can be obtained as
where the higher order terms of were neglected. Furthermore, to simplify the calculations of the transistor mismatch effect, assume that the transconductance parameters of M 1 and M 2 are K + (1K=2) and K 0 (1K=2), respectively, the output current deviation can be given
The mobility degradation and mismatch effect will contribute the nonlinearity.
The pseudo-exponential function circuit of 
B. Current-Mode
Many current-mode squarers and multipliers have been presented [6] , [7] . Most of them have the square-law characteristic functions, which would be the potential building blocks for the pseudo-exponential function. For Fig. 4(a) , assume that all the transistors operate in saturation and the pMOS and nMOS transistors have the same transconductance parameters K. The drain currents of M 1 and M 2 can be given as follows:
where G is equal to V DD 0 V SS 0 jV Tp j 0 V Tn . Because of the square-law characteristics of (11) and (12), the proposed current-mode pseudo-exponential circuit was shown in Fig. 4(b) . In Fig. 4(b) , the output current I o can be expressed as A for the negative exponential factor, respectively. In order to get wider output dynamic range, a pseudo-exponential function circuit of e 2x is presented to verify the proposed methodology. Fig. 6 shows the pseudo-exponential circuit and a squarer, which are based on the same core cell in Fig. 4(a) . The simulated dc responses are shown in Fig. 7 , where the two circuits have the same aspect ratios for pMOS and nMOS transistors as in Fig. 4(b) , except that the aspect ratios of M 3 and M 6 are scaled down by 1=2. Under 61:5-V supply voltages and errors less than 2%, there is output dynamic range 22.5 dB when the input currents are between 026 A and 39 A.
IV. CONCLUSION
In this brief, two pseudo-exponential functions were introduced and compared. According to the proposed methodology, two pseudo-exponential function circuits were realized including a voltage-mode and a current-mode. Because there are no more than two transistors stacked in both of the proposed circuits, the supply voltage can be low. Moreover, the MOS transistors in saturation will have the better frequency response and input dynamic range with respective to ones in weak inversion. Experimental and simulated results confirm the feasibility of the methodology.
plemented. The main success of fuzzy systems derives from their natural ability to handle imprecise knowledge using common sense rules, like human reasoning [1] - [3] . Moreover, in some applications, fuzzy control has been proven to achieve better performance compared with conventional methods.
The literature contains a large number of VLSI implementations of basic building blocks [4] - [8] or fuzzy systems [9] - [14] by digital or analog approaches. A digital implementation has the advantage of both simple design procedure (because powerful CAD/CAE tools help the designer to concentrate on the actual behavior of the system) and good accuracy but it requires larger silicon area than its analog equivalent. Furthermore, if the fuzzy system has to communicate with the real world, analog-to-digital (A/D) and digital-to-analog (D/A) converters must be implemented for both inputs and outputs, further increasing silicon area. In contrast, while an analog implementation can achieve better performance in terms of both speed and area, it has the drawback of requiring greater efforts during the design phase.
The switched capacitor (SC) technique appears to constitute a good compromise between speed, accuracy and area because macro cells such as OTA, comparators, switches, and capacitor arrays can be designed to simplify the layout process minimizing effort during circuit realization. The SC technique provides both the benefits of small area occupation, compared to an equivalent digital realization, and good accuracy, due to the low mismatch of integrated capacitors (in the order of 0.1%).
A fundamental cell in fuzzy systems is the membership function block (MFB) which returns the membership degree of a variable with respect to a given fuzzy set. In literature, many implementations of this block in a current mode approach are available, characterized by good efficiency in terms of speed and silicon area [15] , [16] . Unfortunately, if the system is implemented using the SC technique, the current mode approach is not a good solution, because voltage-to-current and current-to-voltage converters must be implemented thus forfeiting the previous benefits.
In this brief, a simple new solution for realizing an MFB with a triangular shape is presented. It is made up of cells such as voltage comparators, opamps, flip-flops, capacitors, and switches that make it very attractive for a SC implementation. A version of this MFB was realized in a 1.2-m standard CMOS technology, and both simulation and experimental results are given.
II. THE TRANSCHARACTERISTIC EQUATION
A triangular MFB is depicted in Fig. 1 . 
